Lattice Nexus Platform

Enabling Low Power, High Reliability, and High Performance Design

The Lattice Nexus FPGA platform combines Lattice’s long-standing low power FPGA expertise with leading 28nm FD-SOI semiconductor manufacturing technology. With this platform Lattice is enabling the rapid development of multiple device families that deliver low power, high performance, high reliability and small form factor.

Three levels of Innovation provided by the Lattice Nexus platform

  • Circuit: 75% lower power, 100x lower soft error rate as compared with bulk process
  • Architecture: embedded large RAM blocks optimize implementation of common AI algorithums
  • Solutions: delivering more complete solutions with IP, reference designs, and software stacks

Three Levels of Innovation


  • Programmable back bias enabled by insulated gate of FD-SOI technology delivers performance/power optimization
  • Critical area (orange) size reduction provides 100x SER reliability improvement
  • FD-SOI leverages bulk CMOS process and has fewer processing steps


  • Optimized for Edge compute with embedded large RAM
  • Improves performance by avoiding off-chip memory access
  • Eliminates power consumption associated with accessing external memory


  • Solutions focus on AI, embedded vision, and security
  • Reference design, kits, soft IP, and software accelerate product development
  • Complete end to end solution offerings enable faster time to market


Information Resources
Lattice Nexus Platform: Redefining the Low Power, Small Form Factor FPGA
WP0022 Rev 1 4/21/2020 PDF 576.8 KB

Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.
辽宁彩票35选7 湖南麻将规则 彩金捕鱼鱼币换红包 看看今天打麻将的手 11选5玩法规则 黑龙江11选5最大遗漏 石家庄按摩 体验 美女捕鱼下载安装 湖南红中麻将下载免费 福建36选7开奖号 加拿大快乐8开奖作弊吗 国外打码赚钱网站 一分快三都有哪些网站 北京3d开奖结果 日本av片哪下载 德甲直播视频拜仁信号 大庆52麻将怎么知道宝